A buried metal heterojunction bipolar transistor with a 0.5-µm-wide emitter was fabricated by electron-beam lithography, in which three tungsten wires of 100 nm width, 100 nm height and 200 nm period were buried in the InP collector layer. For the device with an emitter area of 0.5 × 2.5 µm 2 , total base-collector capacitance was reduced to about 30% of that calculated from the physical dimensions of a conventional heterojunction bipolar transistor, and a current gain cutoff frequency of 86 GHz and a maximum oscillation frequency higher than 135 GHz were obtained.
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In heterojunction bipolar transistors (HBTs), reduction of the emitter size is effective for operation at low current for power dissipation. 1) In addition, reduction of the emitter size significantly increases the maximum oscillation frequency ( f MAX ), when extrinsic base-collector capacitance is sufficiently reduced. 2) To reduce base-collector capacitance (C BC ), we have proposed the buried metal heterojunction bipolar transistor (BM-HBT).
3) The BM-HBT has tungsten wires buried in the collector layer immediately under the emitter mesa, which replaces the conventional subcollector layer. There is no conductive layer under the extrinsic base region. In the calculation of RF characteristics, a marked increase in f MAX is obtained when the emitter width is less than 0.5 µm. We have demonstrated the reduction of total C BC in the BM-HBT with an emitter width of 2 µm. 4) We have also reported the fabrication of an emitter structure with a width of 0.1 µm by electron-beam lithography (EBL). 5) In this letter, we describe the fabrication of submicron InP/GaInAs BM-HBTs by EBL. In the scanning electron microscope (SEM) observation, tungsten wires buried in epitaxial layers with a flat heterointerface were confirmed. DC and RF performances were measured and a current gain cutoff frequency ( f T ) of 86 GHz and f MAX larger than 135 GHz were obtained for the device with an emitter width of 0.5 µm. Total C BC was calculated from S-parameter measurement and it was markedly reduced in the BM-HBT.
In our previous study on the BM-HBT, 4) we fabricated tungsten wires of 40 nm thickness by a liftoff technique using an electron-beam gun evaporator. The measured f T was lower than the calculated one due to the high resistance of the wires. Reducing resistivity and increasing thickness are important for reducing collector resistance. At first, we investigated the resistivity of tungsten wires of 100 nm thickness fabricated using an electron-beam gun evaporator and Ar-sputtering. As a result, resistivity obtained by evaporation was 110 µ ·cm under a substrate temperature of 0
• C and a pressure of 5 × 10 −9 Torr and that by sputtering was 58 µ ·cm under a pressure of 2 × 10 −3 Torr at room temperature. Although a higher substrate temperature during evaporation might provide lower resistivity, 6) it resulted in poor morphology of InP. Thus, we changed the fabrication pro- * E-mail address: miya@pe.titech.ac.jp cess for tungsten films from evaporation to sputtering. Moreover, the thickness was increased from 40 nm to 100 nm. As a result, sheet resistance of tungsten wires became 5.8 / , which was a fivefold reduction from the previous result. If sputtering was used, a wire structure with a high aspect ratio could not be fabricated by the liftoff technique. Thus, we changed the fabrication process of tungsten wires.
The fabrication process is as follows. A 10-nm-thick GaInAs layer, a 100-nm-thick tungsten layer and a 20-nmthick SiO 2 layer were fabricated on a (100) semi-insulating InP substrate. 20-nm-thick Cr stripes were fabricated by the liftoff technique using EBL, which was used as an etching mask. The width and period were 100 nm and 200 nm, respectively. SiO 2 and tungsten layers were etched and fine wires were fabricated by CF 4 /O 2 reactive ion etching (RIE) under a pressure of 3.8 × 10 −3 Torr and a RF power of 20 W. The GaInAs layer inserted between the semi-insulating substrate and tungsten film was exposed after RIE and was etched off to remove the damage by dry etching to the substrate. The inserted GaInAs layer remained immediately under the tungsten wires but did not affect transistor operation of the BM-HBT, because carriers were injected into the tungsten collector electrode from above.
Then, the tungsten wires were buried by InP growth to a thickness of 250 nm using metalorganic vapor phase epitaxy. As for the growth conditions, the growth temperature was 585
• C, the flow rate of PH 3 was 500 sccm and the growth rate of InP was 42 nm/min. By successive growth, active layers of HBT were fabricated with a 60-nm-thick i-GaInAs collector layer, a 50-nm-thick p-GaInAs base layer, a 50-nm-thick nInP emitter layer and a 50-nm-thick n-GaInAs contact layer. Figure 1 shows the cross-sectional SEM image of four buried tungsten wires. A flat heterointerface was observed above the wires. The observed InP layer around the wires was thicker than that of a region without the wires. The thickness of the InP layer on the wires was measured to be 200 nm.
After the growth, an emitter electrode of Ti/Pt/Au (20/25/200 nm in thickness) was fabricated by EBL using the liftoff technique. The width of the emitter mesa was controlled by undercut etching. The length of undercut etching was 300 nm. A base electrode of Ti/Pt/Au (20/25/20 nm in thickness) was fabricated by a self-alignment process. After protection of the emitter mesa by SAL601 resist, the base mesa was etched and the device was isolated. At the same time, a part of the buried tungsten wires with 3 µm length were exposed. A collector electrode of Ti/Au was fabricated on the exposed wires. To make a metal contact with the emitter, we fabricated an airbridge between a dummy mesa and the emitter electrode. The dummy mesa of Au with the same thickness and physical dimensions as those of the emitter and base mesa was placed 2 µm from the base mesa. A double layer resist with a 600-nm-thick polymethylmethacrylate layer and a 800-nm-thick ZEP520 layer with xylene as a developer was used for the airbridge. Figure 2 shows the SEM image of the test structure of the airbridge. The width of the leg of the airbridge was 0.3 µm. Figure 3 shows the SEM image of the device with an emitter width of 0.5 µm after formation of the dummy mesa. Alignment between three buried wires and the emitter was confirmed from the position of the exposed wires. After formation of the airbridge, the device was embedded in a benzocyclobutene layer. Contact windows were opened on the dummy mesa, extrinsic base electrode and collector electrode by CF 4 /O 2 RIE. Finally, an interconnection pad metal was evaporated. Two types of devices with different dimensions were fabricated. The areas of the emitter mesa were 0.5 × 2.5 µm 2 and 0.7 × 3.5 µm 2 , the areas of the base mesa were 3.1 × 5.6 µm 2 and 3.3 × 6.6 µm 2 and the numbers of buried tungsten wires were three and four, respectively. Figure 4 shows common-emitter collector I -V characteristics of the device with an emitter area of 0.5 × 2.5 µm 2 . Current gain was about 40 at a collector current of 1 mA and a collector voltage of 3 V. Microwave S-parameters of the device were measured from 50 MHz to 30 GHz using an HP 8722 network analyzer. Open and short circuit characteristics of the interconnection pad were also measured, and the capacitance and the inductance were subtracted from the Sparameters of the devices. Figure 6 shows total C BC calculated from the imaginary part of Y 12 parameters, which were 1.7 fF and 2.5 fF for the devices with emitter areas of 0.5×2.5 µm 2 and 0.7×3.5 µm 2 , respectively. Theoretical C BC was calculated from physical dimensions of the devices and is indicated by the solid line in Fig. 6 . The difference between measured C BC and theoretical C BC was less than 1 fF. To explain the difference between measured C BC and theoretical C BC , it was assumed that a conductive layer was generated at the grown interface around the tungsten wires. When the width of the conductive interface (W C ) of 0.25 µm was used as a fitting parameter, the measured C BC showed good agreement with the assumed C BC , as shown in Fig. 6 by a broken line. The calculated C BC , when the conductive layer under the entire base mesa was assumed, is also shown in Fig. 6 . This model corresponds to W C of 1.3 µm. The values of 6.0 fF and 7.7 fF were calculated for the devices with emitter areas of 0.5 × 2.5 µm 2 and 0.7 × 3.5 µm 2 , respectively. The measured C BC was 28% of that when the conductive layer was located under the entire base mesa. This result showed that C BC was significantly reduced in the BM-HBT.
The measured capacitance of the interconnect pad was 4-5 fF and the difference of the measured C BC and the theoretical C BC was less than 1 fF. More precise measurement is also necessary to evaluate C BC .
BM-HBTs with emitter widths of 0.5 µm and 0.7 µm were fabricated by EBL. Tungsten wires were fabricated from a film with sheet resistance of 5.8 / by CF 4 /O 2 RIE, and were buried in the epitaxial layers with a flat heterointerface. DC and RF performances were measured and f T of 86 GHz and f MAX larger than 135 GHz were obtained for the device with an emitter width of 0.5 µm. Moreover, total C BC of 1.7 fF was calculated from S-parameter measurement in the BM-HBT and was estimated to be about 30% of that of a conventional HBT calculated from the physical dimensions of the device.
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